

- 1 -

END SURFACE LIGHT-EMITTING ELEMENT HAVING INCREASED EXTERNAL LIGHT
EMISSION EFFICIENCY AND SELF-SCANNING LIGHT-EMITTING ELEMENT ARRAY USING
THE SAME

TECHNICAL FIELD

[0001] This application is a divisional of U.S. Patent Application No. 09/762,520, filed February 8, 2001, which is a continuation-in-part of U.S. Patent Application No. 09/403,106, filed September 24, 1996, now U.S. Letters Patent No. 6,180,960, issued January 30, 2001.

[0002] The present invention generally relates to an end face light-emitting element having an increased light emission efficiency and a self-scanning light-emitting element array using such end face light-emitting elements, particularly to a three-terminal end face light-emitting thyristor and a self-scanning light-emitting element array using such three-terminal end face light-emitting thyristors.

BACKGROUND ART

[0003] An end face light-emitting diode array has heretofore been known as a high-density light-emitting element array which may increase a coupling efficiency to lenses. The basic structure of such end face light-emitting diode arrays is described in "IEEE Trans. Electron Devices, ED-26, 1230 (1979)", for example. Conventional end face light-emitting diode arrays, however, have problems such that there are difficulties in fabricating them high-density, compact and low-cost, because each of diodes is to be connected to a driving circuit in order to drive the end face light-emitting diode array.

[0004] To resolve these problems, the present applicant has already disclosed a self-scanning end face light-emitting element array having a pnpn structure in which a driving circuit and a light-emitting element array are integrated in one chip (see Japanese Patent Publication No. 9-85985). A three-terminal end face light-emitting thyristor which is used as the end face light-emitting element disclosed in this publication is shown in Figs.1A and 1B. Fig.1A shows plan view and Fig.1B cross-sectional view taken along the X-Y line in Fig.1A.

- 2 -

[0005] The end face light-emitting thyristor comprises an n-type semiconductor layer 12, a p-type semiconductor layer 14, an n-type semiconductor layer 16, and a p-type semiconductor layer 18 formed on an n-type semiconductor substrate 10; an anode electrode 20 formed on the p-type semiconductor 18 so as to make ohmic contact therewith; and a gate electrode 22 formed on the n-type semiconductor layer 16 so as to make ohmic contact therewith. On the entire structure provided is an insulating film (not shown) made of a light-transmitting, insulating material, on which an Al wiring 24 is further provided (see Fig.1A). The Al wiring 24 is not shown in Fig.1B for simplifying the figure. In the insulating film opened is a contact hole 26 for electrically connecting the anode electrode 20 to the Al wiring 26. While not shown in Fig.1B, a cathode electrode is provided on the bottom surface of the substrate 10.

[0006] In this conventional end face light-emitting thyristor, light is emitted from an end face 23 of the semiconductor layers 14, 16 both thereof constitute gate layers. As shown by arrows in Fig.1B, the most of current fed from the anode electrode 20 flows directly downward (this injected current is indicated by I1), and a part of the current flows going round to the gate electrode 22 (this injected current is indicated by I2). Although both of these injected current I1 and I2 contribute to light generation in the semiconductor layers, the light generated by the current I2 cannot contribute to external light emission from the end face 23 since the current I2 generates light in the area apart from the end face 23. As a result, the amount of light emitted from the end face is reduced only by the amount of light not contributed, thus external light emission efficiency is decreased.

DISCLOSURE OF THE INVENTION

[0007] An object of the present invention is to provide an end face light-emitting thyristor having improved external light emission efficiency

[0008] Another object of the present invention is to provide a self-scanning light-emitting element array using such end face light-emitting thyristor.

[0009] According to a first aspect of the present invention, an end face light-emitting thyristor for emitting light from an end face thereof comprises a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second

- 3 -

conductivity type, a third semiconductor layer of the first conductivity type, and a fourth semiconductor layer of the second conductivity type stacked in that order on a substrate of the first conductivity type; an electrode provided in such a manner that a part thereof makes ohmic contact with the fourth semiconductor layer in the vicinity of the end face for injecting current into the semiconductor layers; and an insulating layer provided between the fourth semiconductor layer and the part of the electrode that is not made ohmic contact with the fourth semiconductor layer.

[0010] It is also possible that an opening is formed in the part of the insulating layer faced to the end face, making the electrode ohmic contact with the fourth semiconductor layer via the opening.

[0011] In this way, the flow of the current injected from the electrode is concentrated to near the end face of the light-emitting thyristor.

[0012] According to a second aspect of the present invention, an end face light-emitting thyristor for emitting light from an end face thereof comprises a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type, a third semiconductor layer of the first conductivity type, and a fourth semiconductor layer of the second conductivity type stacked in that order on a substrate of the first conductivity type; a first electrode provided on the fourth semiconductor layer; and a second electrode provided on the third semiconductor layer. The first, second and third semiconductor layers have a necked portion or a groove between a region including the first electrode and a region including the second electrode.

[0013] By providing such necked portion or groove, the resistance value between the region including the first electrode and the region including the second electrode becomes larger. As a result, the external emission efficiency is increased because the current component which flows toward the region including the second electrode is decreased, thus the most of the injected current flows in the region including the first electrode

[0014] Using end face light-emitting thyristor described above, a self-scanning light-emitting element array of the following structure may be implemented

- 4 -

[0015] A first structure of the self-scanning light-emitting element array comprises a plurality of light-emitting elements each having a control electrode for controlling threshold voltage or current for light-emitting operation. The control electrodes of the light-emitting elements are connected to the control electrode of at least one light-emitting element located in the vicinity thereof via an interactive resistor or an electrically unidirectional element, and a plurality of wiring to which voltage or current is applied are connected to electrodes for controlling the light emission of light-emitting elements.

[0016] A second structure of the self-scanning light-emitting element array comprises a self-scanning transfer element array having such a structure that a plurality of transfer elements each having a control electrode for controlling threshold voltage or current for transfer operation are arranged, the control electrodes of the transfer elements are connected to the control electrode of at least one transfer element located in the vicinity thereof via an interactive resistor or an electrically unidirectional element, power-supply lines are connected to the transfer elements by electrical means, and clock lines are connected to the transfer elements; and a light-emitting element array having such a structure that a plurality of light-emitting elements each having a control electrode for controlling threshold voltage or current are arranged, the control electrodes of the light-emitting element array are connected to the control electrodes of said transfer elements by electrical means, and lines for applying current for light emission of the light-emitting element are provided.

[0017] According to the structures described above, increased external emission efficiency, high-density, compact and low-cost self-scanning light-emitting element arrays may be implemented

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] Figs.1A and 1B are diagrams illustrating the structure of a conventional end face light-emitting thyristor.

[0019] Figs.2A and 2B are diagrams illustrating the structure of an end face light-emitting thyristor in a first embodiment of the present invention.

- 5 -

[0020] Figs.3A and 3B are diagrams illustrating the structure of an end face light-emitting thyristor in a second embodiment of the present invention.

[0021] Figs.4A and 4B are diagrams illustrating the structure of an end face light-emitting thyristor in a third embodiment of the present invention.

[0022] Figs.5A and 5B are diagrams illustrating the structure of an end face light-emitting thyristor in a fourth embodiment of the present invention

[0023] Fig.6 is an equivalent circuit diagram of a first structure of a self-scanning light-emitting element array.

[0024] Fig.7 is an equivalent circuit diagram of a second structure of a self-scanning light-emitting element array

[0025] Fig.8 is an equivalent circuit diagram of a third structure of a self-scanning light-emitting element array.

BEST MODE FOR CARRYING OUT THE INVENTION

[0026] A first embodiment of an end face light-emitting thyristor according to the present invention will now be described. Fig.2A is a plan view of an end face light-emitting thyristor of the first embodiment, and Fig.2B is a cross-sectional view taken along the X-Y line in Fig.2A. In this end face light-emitting thyristor, an n-type semiconductor layer (a cathode layer) 12, a p-type semiconductor (a base layer) 14, an n-type semiconductor layer (a base layer) 16, and a p-type semiconductor layer (an anode layer) 18 are stacked on an n-type semiconductor substrate 10. On the anode layer 18 provided is an insulating film 19 apart from the end face 23. On the insulating film 19 and the part of the anode layer 18 not covered by the insulating film 19 provided is an anode electrode 20. On the gate layer 16 provided is a gate electrode 22.

[0027] The end face light-emitting thyristor of this embodiment is different from the conventional thyristor shown in Figs.1A and 1B only in that the insulating film 19 is further provided on the anode layer 18. The reason why the insulating film 19 is provided will be

explained in the following. In order to increase the external emission efficiency of an end face light-emitting thyristor, it is required that the anode electrode 20 is to be ohmic contacted with the anode layer 18 in the vicinity of the end face 13 so that the flow of the current injected from the anode electrode 20 is concentrated to near the end face 13. The size of the anode electrode 20 itself cannot be made small to concentrate the current to near the end face 13, since the anode electrode is required to make contact with the Al wiring as shown in Fig.1A. In this embodiment, consequently, between the anode 20 and the anode layer 18 provided is the insulating film 19 apart from the end face 13 so as to remain the region where the anode electrode 20 is ohmic contacted to the anode layer 18 only in the vicinity of the end face 13. In this case, if the contact area between the anode electrode 20 and the anode layer 18 becomes smaller, then the flow distribution of the current injected from the anode electrode 20 is narrowed so that the external emission efficiency is increased. Assuming that the length and width of the contact area between the anode electrode 20 and the anode layer 18 are L and W , respectively, as shown in Fig.2A, when the case 1 in which $L=5\ \mu\text{m}$ and $W=10\ \mu\text{m}$ and the case 2 in which $L=10\ \mu\text{m}$ and $W=10\ \mu\text{m}$ are compared with each other, it is appreciated that the case 1 having smaller L realizes about 50% larger amount of light emission than that of the case 2.

[0028] A second embodiment of an end face light-emitting thyristor according to the present invention will now be described. Fig.3A is a plan view of an end face light-emitting thyristor of the second embodiment, and Fig.3B is a cross-sectional view taken along the X-Y line in Fig.3A. It is noted that elements similar to those in Figs.2A and 2B are designated by the same reference numeral as in Figs.2A and 2B.

[0029] The second embodiment intends to narrow the current flow distribution in a width direction of the anode electrode in the first embodiment. For that purpose, an insulating film 30 is provided on the anode layer 18 starting from the end face 23, and an opening (the width W_0 , and the length L_0) 32 is formed in the insulating film at the end face 23. Through the opening 32, made is a part of the anode electrode 20 ohmic contact with the anode layer 18. It is possible, therefore, to select the contact area ($W_0 \times L_0$) of the anode electrode 20 to the anode layer 18. According to this structure, the width W_0 of the opening 32 may be smaller than the width W of the electrode 20, resulting in the substantial decrease of the contact area of the anode electrode 20 to the anode layer 18.

Therefore, the density of the current through the semiconductor layers is increased so that the external emission efficiency may be elevated.

[0030] A third embodiment of an end face light-emitting thyristor according to the present invention will now be described. Figs.4A and 4B are plan and side views of an end face light-emitting thyristor according to the third embodiment. The structure of this embodiment is essentially the same as that of the thyristor shown in Figs.1A and 1B. In Figs.4A and 4B, therefore, elements similar to those in Figs.1A and 1B are designated by the same reference numeral as in Figs.1A and 1B.

[0031] In the end face light-emitting thyristor of this embodiment, notches 28 are provided on both sides of the semiconductor layers 12, 14 and 16 between the region 25 including the anode electrode 20 and the region 27 including the gate electrode 22 to form a necked portion 30 on the semiconductor layer 12, 14 and 16. The notches 28 can be easily formed by etching

[0032] Since the width d of the necked portion 30 is smaller than the width D of the semiconductor layer 12, 14 and 16, the resistance value of the necked portion 30 becomes larger. As a result, the current injected from the anode electrode 20 does not flow toward the gate electrode as shown by an arrow in Fig.4B, thus contributing more to light generation under the anode electrode. When $D=13 \mu\text{m}$, and $d=5 \mu\text{m}$, the external emission efficiency is increased by about 10%.

[0033] In order to increase further the external emission efficiency of the end face light-emitting thyristor, the contact area between the anode electrode 20 and the anode layer 18 is to be decreased as shown in the first and second embodiments.

[0034] A fourth embodiment of an end face light-emitting thyristor according to the present invention will now be described. Figs.5A and 5B are plan and side views of an end face light-emitting thyristor according to the fourth embodiment. The structure of this embodiment is essentially the same as that of the thyristor shown in Figs.1A and 1B. In Figs.5A and 5B, therefore, elements similar to those in Figs.1A and 1B are designated by the same reference numeral as in Figs.1A and 1B.

[0035] According to the end face light-emitting thyristor of this embodiment, a groove 32 is provided on the n-type semiconductor (n-type gate layer) between the region 25 including the anode electrode 20 and the region 27 including the gate electrode 22. The depth t of the groove 32 is such that the groove is kept a certain distance away from a depletion layer formed between the n-type semiconductor layer 16 and the p-type semiconductor layer 14. This is because if the groove 32 reaches the depletion layer, the resistance value of the n-type semiconductor layer 16 between the anode electrode 20 and the gate electrode 22 becomes large, remarkably aggravating the electrical property of the thyristor

[0036] By providing the groove 32, the resistance value between the anode electrode region and the gate electrode becomes large. As a result, the current injected from the anode electrode 20 does not flow toward the gate electrode as shown by an arrow in Fig.5B, thus contributing to light generation under the anode electrode. When the thickness T of the n-type semiconductor layer 16 is 1 μm and the depth t of the groove is 0.5 μm , the external emission efficiency is increased by about 10%.

[0037] In order to increase further the external emission efficiency of the end face light-emitting thyristor, the contact area between the anode electrode 20 and the anode layer 18 is to be decreased as shown in the first and second embodiments.

[0038] In embodiments 1, 2, 3 and 4 described above, semiconductor layers are stacked in the order of npnp on an n-type semiconductor substrate. Needless to say, this invention can be applied to a structure where semiconductor layers are stacked in the order of pnpn on a p-type semiconductor substrate. In this case, the type of electrode provided on the uppermost n-type semiconductor layer is a cathode electrode, while that provided on the rear surface of the p-type semiconductor substrate is an anode electrode.

[0039] The reason why a semiconductor layer of the same conductivity type as the semiconductor substrate is stacked immediately above the semiconductor substrate in the above embodiments is in the following. In general, when a pn (or np) junction is formed directly on the surface of a semiconductor substrate, the poor crystallinity of the formed semiconductor layer tends to degrade the properties of a device. This is because when a crystal layer is epitaxially grown on a substrate surface, the crystallinity near the substrate

is degraded compared with the crystallinity after the crystal layer has been grown above a certain level. The above problem can be solved by first forming the same semiconductor layer as the semiconductor substrate, and then forming the pn (or np) junction. It is therefore desirable to interpose the semiconductor layer therebetween.

[0040] Three fundamental structures of self-scanning light-emitting element arrays to which the end face light-emitting thyristor of the present invention can be applied will now be described.

[0041] Fig.6 shows an equivalent circuit diagram of a first fundamental structure of the self-scanning light-emitting element array. According to the structure, end face light-emitting thyristors ... T-2, T-1, T0, T+1, T+2 ... are used as light-emitting elements, each of thyristors comprising gate electrodes ... G-2, G-1, G0, G+1, G+2 ..., respectively. Supply voltage VGK is applied to all of the gate electrodes via a load resistor RL, respectively. The neighboring gate electrodes are electrically connected to each other via a resistor RI to obtain interaction. Each of three transfer clock (phi 1, phi 2, phi 3) lines is connected to the anode electrode of each light-emitting element at intervals of three elements (in a repeated manner).

[0042] The operation of this self-scanning light-emitting element array will now be described. Assume that the transfer clock phi 3 is at a high level, and the light-emitting thyristor T0 is turned on. At this time, the voltage of the gate electrode G0 is lowered to a level near zero volts due to the characteristic of the light-emitting thyristor. Assuming that the supply voltage VGK is 5 volts, the gate voltage of each light-emitting thyristor is determined by the resistor network consisting of the load resistors RL and the interactive resistors RI. The gate voltage of a thyristor near the light-emitting thyristor T0 is lowered most, and the gate voltage V(G) of each subsequent thyristor rises as it is remote from the thyristor T0. This can be expressed as follows:

$$V(G_0) < V(G_{+1}) = V(G_{-1}) < V(G_{+2}) = V(G_{-2}) \quad (1)$$

The difference among these voltages can be set by properly selecting the values of the load resistor RL and the interactive resistor RI.

- 10 -

[0043] It is known that the turn-on voltage V_{ON} of the light-emitting thyristor is a voltage that is higher than the gate voltage $V(G)$ by the diffusion potential V_{dif} of pn junction as shown in the following formula.

$$V_{ON} = V(G) + V_{dif} \quad (2)$$

Consequently, by setting the voltage applied to the anode to a level higher than this turn-on voltage V_{ON} , the light-emitting thyristor may be turned on.

[0044] In the state where the light-emitting thyristor T_0 is turned on, the next transfer clock ϕ_1 is raised to a high level. Although this transfer clock ϕ_1 is applied to the light-emitting thyristors $T+1$ and $T-2$ simultaneously, only the light-emitting thyristor $T+1$ can be turned on by setting the high-level voltage V_H of the transfer clock ϕ_1 to the following range.

$$V(G-2) + V_{dif} > V_H > V(G+1) + V_{dif} \quad (3)$$

[0045] By doing this, the light-emitting thyristors T_0 and $T+1$ are turned on simultaneously. When the transfer clock ϕ_3 is lowered to a low level, the light-emitting thyristors T_0 is turned off, and this completes transferring ON state from the thyristor T_0 to the thyristor $T+1$.

[0046] Based on the principle described above, the ON state of the light-emitting thyristor is sequentially transferred by setting the high-level voltage of the transfer clocks ϕ_1 , ϕ_2 and ϕ_3 in such a manner as to overlap sequentially and slightly with each other. In this way, the self-scanning light-emitting array according to the present invention is accomplished.

[0047] Fig.7 shows an equivalent circuit diagram of a second fundamental structure of the self-scanning light-emitting element array. This self-scanning light-emitting element array uses a diode as means for electrically connecting the gate electrodes of light-emitting thyristors to each other. That is, the diodes ... $D-2$, $D-1$, D_0 , $D+1$... are used in replace of the interactive resistors R_I in Fig.6. The number of transfer clock lines may be only two due to the unidirectional of diode characteristics, then each of two clock (ϕ_1 ,

- 11 -

phi 2) lines is connected to the anode electrode of each light-emitting element at intervals of two elements.

[0048] The operation of this self-scanning light-emitting element array will now be described. Assume that as the transfer clock phi 2 is raised to a high level, the light-emitting thyristor T0 is turned on. At this time, the voltage of the gate electrode G0 is reduced to a level near zero volts due to the characteristic of the thyristor. Assuming that the supply voltage VGK is 5 volts, the gate voltage of each light-emitting thyristor is determined by the network consisting of the load resistors RL and the diodes D. The gate voltage of an thyristor nearest to the light-emitting thyristor T0 drops most, and the gate voltages of those thyristors rise as they are further away from the light-emitting thyristor T0.

[0049] The voltage reducing effect works only in the rightward direction from the light-emitting thyristor T0 due to the unidirectionality and asymmetry of diode characteristics. That is, the gate electrode G+1 is set at a higher voltage with respect to the gate electrode G0 by a forward rise voltage Vdif of the diode, while the gate electrode G+2 is set at a higher voltage with respect to the gate electrode G+1 by a forward rise voltage Vdif of the diode. On the other hand, current does not flow in the diode D-1 on the left side of the light-emitting thyristor T0 because the diode D-1 is reverse-biased. As a result, the gate electrode G-1 is at the same potential as the supply voltage VGK.

[0050] Although the next transfer clock phi 1 is applied to the nearest light-emitting thyristor T+1, T-1; T+3, T-3; and so on, the thyristor having the lowest turn-on voltage among them is T+1, whose turn-on voltage is approximately the gate voltage of G+1 + Vdif, about twice as high as Vdif. The thyristor having the second lowest turn-on voltage is T+3, about four times as high as Vdif. The turn-on voltage of the thyristors T-1 and T-3 is about VGK + Vdif.

[0051] It follows from the above discussion that by setting the high-level voltage of the transfer clock phi 1 to a level about twice to four times as high as Vdif, only the light-emitting thyristor T+1 can be turned-on to perform a transfer operation.

[0052] Fig.8 shows an equivalent circuit diagram of a third fundamental structure of the self-scanning light-emitting element array. According to the structure, a transfer portion 40 and a light-emitting portion 42 are separated. The circuit structure of the transfer portion 40 is the same as that shown in Fig.7, and the light-emitting thyristors ... T-1, T0, T+1, T+2 ... are used as transfer elements in this embodiment

[0053] The light-emitting portion 42 comprises writable light-emitting elements L-1, L0, L+1, L+2 ..., each gate thereof is connected to the gate ...G-1, G0, G+1... of the transfer elements ...T-1, T0, T+1, T+2, respectively. A write signal Sin is applied to all of the anode of the writable light-emitting elements

[0054] In the following, the operation of this self-scanning light-emitting array will be described. Assuming that the transfer element T0 is in the ON state, the voltage of the gate electrode G0 lowers below the supply voltage VGK and to almost zero volts. Consequently, if the voltage of the write signal Sin is higher than the diffusion potential (about 1 volt) of the pn junction, the light-emitting element L0 can be turned into a light-emission state.

[0055] On the other hand, the voltage of the gate electrode G-1 is about 5 volts, and the voltage of the gate electrode G+1 is about 1 volt. Consequently, the write voltage of the light-emitting element L-1 is about 6 volts, and the write voltage of the light-emitting element L+1 is about 2 volts. It follows from this that the voltage of the write signal which can write only in the light-emitting element L0 is a range of about 1-2 volts. When the light-emitting element L0 is turned on, that is, in the light-emitting state, the voltage of the write signal Sin is fixed to about 1 volt. Thus, an error of selecting other light-elements can be prevented.

[0056] Light emission intensity is determined by the amount of current fed to the write signal Sin, an image can be written at any desired intensity. In order to transfer the light-emitting state to the next element, it is necessary to first turn off the element that is emitting light by temporarily reducing the voltage of the write signal Sin down to zero volts.

INDUSTRIAL APPLICABILITY

[0057] This invention makes it possible to provide an end face light-emitting thyristor having good external light emission efficiency. A self-scanning light-emitting element array using this end face light-emitting thyristor has improved external light emission efficiency and require no driving circuit, thus achieving a low-cost optical print head for optical printers. When the self-scanning light-emitting element array using this end face light-emitting thyristor is applied to optical print heads, high-quality printing can be accomplished because each light-emitting element has improved external light emission efficiency.